In many applications counter is used to divide input clock to produce output, the frequency of the output is the divide by N times of the input clock frequency. Due to these reasons ripple counters can be used as frequency dividers to reduce a high clock frequency down to a more usable value for use in digital clocks and timing applications. In many applications such as ultra low power digital circuits, nano devices, wireless communication etc, designing of low power asynchronous counter is highly desirable. This paper presents the low power asynchronous counter using carbon nanotube field effect transistor, As far as it is known, this is the first attempt to design asynchronous counter using CNTFET. Results of the design are compared with CMOS technology based asynchronous counter.
INTRODUCTION:
Counter circuits are used in digital systems for many purposes. They may count the number of occurrences of certain events, generate timing intervals for control of various tasks in a system, keep track of time elapsed between specific events, Frequency synthesizers, frequency dividers and so on. Counters of all kinds are used in a variety of digital circuits. The type of counters used includes binary counters, Gray code counters, ring counters, and up-down counters. Most of these counters cycle through a number of states, each state representing a natural number. Because of this cyclic behavior, the next state can be determined from the present state. An up-down counter behaves differently. It counts up or down, depending on the input received. For many counters, the value of the counter, or its count, can be read by the environment. Some-times, however, there is no need to be able to read the value of the counter. When these counters are designed for very high speed and low power digital circuits in the nano metre ranges, CMOS technology has started to face the many difficult challenges. In CMOS technology the size of the MOSFET is scale down to reduce the size of the device. When the MOSFET scale down to the nanometer ranges, scaling has resulted in increased short-channel effects, reduced gate control, exponentially rising leakage currents, The scaling of MOSFET has progressed rapidly, it may come to an end soon because of the increased short channel effects and powerdissipation constraints. In order to overcome these problems research groups started to explore new devices to replace the CMOS technology. Many new devices has been reported such as single-electron tunneling (SET), rapid single-flux quantum logic, quantum cellular automata (QCA) and carbon nanotube field effect transistor(CNTFET) [1] - [5] . The rest of this paper is organized as follows: Section 2 describes the carbon nanotube field effect transistors. Session 3 describes the HSPICE model of CNTFET. Session 4 narrates the design of 3 bit and 4 bit as3 bit and 4 bit asynchronous up counter using CNTFET based T-Flip Flop. Session 5 provide the simulation results and discussion. Session 6 provides conclusion.
CNTFET THEORY
Carbon nanotube field effect transistor (CNTFET) are currently considered, one of the main building block for the replacement of MOSFET based CMOS technology. The core of a CNTFET is carbon nanotube. CNTs are the hollow cylinders. Fig(1) shows the structure of graphene sheet and single walled carbon nanotube (SWCNT). Carbon nanotubes are formed, when a graphene sheet of a certain size that is wrapped in a certain direction, It may be either single walled or multi-walled . Two atoms in the graphene sheet are chosen, one of which servers the role as origin. The sheet is rolled until the two atoms coincide. The vector pointing from the first atom towards the other is called the chiral vector and its length is equal to the circumference of the nanotube. Depending on their chiral vector, carbon nanotubes with a small diameter are either semi-conducting or metallic in nature [6] - [8] . Carbon nanotube field effect transistors (CNTFETs) utilize semi conducting single-wall CNTs to assemble electronic devices. A single-wall carbon nanotube (or SWCNT) consists of one cylinder only, and the simple manufacturing process of this device makes Fig (1) structure of graphene and SWCNT it very promising alternative to today's MOSFET. An SWCNT can act as either a conductor or a semiconductor, depending on the angle of the atom arrangement along the tube. This is referred to as the chirality vector and is represented by the integer pair (n, m). The diameter of the CNT can be calculated based on the following equation [9] - [12] . (1) where a 0 = 0.142 is the inter-atomic distance between each carbon atom and its neighbor. Similar to the MOSFET device, the CNTFET has also four terminals.The current-voltage (I-V) characteristics of the CNTFET are similar to MOSFET's. The 3 23
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L kT e Fig. 2 shows the cross section of a conventional Carbon nanotube field effect transistor (C-CNTFET). The gate dielectric is a 4 nm thick HfO 2 (k = 16) and the device has channel length of 18nm [14] - [16] .
Fig (2) Schematic diagram of a carbon nanotube transistor

HSPICE MODEL OF CNTFET:
Fig (2) shows the schematic of MOSFET like CNTFET used for designing the digital circuits. It's HSPICE model is shown in fig (3) , model consists of two main parts, current sources and capacitance networks. For semi conducting sub-bands electron current is only considered for the nFET, because the hole current is suppressed by the n-type heavily doped source, drain, and usually is negligible compared to the electron current. The current contributed by the semi conducting subbands is given by equation (4) 
J m,l ( ) is the current contributed by the substate (m,l). various capacitaces used in model are calculated by equation, (5), (6), (7), (8), (9) . [17] - [20] . 
DESIGN OF ASYNCHRONOUS UP COUNTERS:
A counter can be constructed by a synchronous circuit or by an asynchronous circuit using flip flop.
In asynchronous counter the flip-flop within the counter do not A UP counter will count up depending on the input control. Because of limited word length, the count sequence is limited. For an n-bit counter, the range of the count is 0 to 2 n-1 . The count sequence usually repeats itself. When counting up, the count sequence goes in this manner: 0, 1, 2, … 2 n-2 , 2 n-1 , 0, 1, …etc. The counting sequence of 3 bit counter is 0, 1, 2, ….. 7, 0, 1, …. etc. which is shown in table 1.The natural count sequence is to run through all possible combinations of the bit patterns before repeating itself. External logic can be used to arbitrary cause the counter to start at any count and terminate at any count. Fig (7) shows the 4-bit asynchronous binary counter. It works exactly the same way as a 3 bit asynchronous binary counter. Except it has 16 states due to the fourth flip-flop. Asynchronous counters are commonly referred to as ripple counters dur to effect of the input clock pulse is first "felt" by T-FF1. This effect cannot get to T-FF2 immediately because of the propagation delay through T-FF1. Then there is the propagation delay through FF2 before FF3 can be triggered and so on. Thus, the effect of an input clock pulse "ripples" through the counter, taking some time, due to propagation delays, to reach the last flip-flop 
SIMULATION RESULTS AND DISCUSSION:
In the proposed design of 3 bit and 4 bit asynchronous counter CNTFET is used. Fig 6 shows fig (8) . from Simulated results of CNTFET based counter provides high speed of counting with low power consumption and low operating voltage. The proposed counters can be used for modern frequency synthsizer, phased locked loop, etc., Drain characteristics of the CNTFET is also simulated using HSPICE with the channel length of 18nm and with the high k dielectric material Hfo 2 (k = 16). Table. 3.Simulated parameters of 3 bit counter Table. 4.Simulated parameters of 4 bit counter
CONCLUSION:
This paper describes the design of 3 bit and 4 bit asynchronous up counter using carbon nanotube field effect transistor. Simulation is done for both CMOS and CNTFET based technology. CMOS based design is simulated in 180nm technological node and CNTFET based design is simulated in 18nm technological node. . CNTFET has been proposed in this paper to achieve high-speed operation with low power .As the threshold voltage of the CNTFET can be easily controlled by changing the chirality vector of the CNTs, digital circuit can be designed for the required threshold voltage. Since CNTFET gives the high on state current CMOS will be replaced by CNTFET for future nano devices
